A technique for realizing pulse width modualtion capability in resonant dc link converters is presented in this paper. This technique eliminates the subharmonics present in the conventional discrete pulse modulated converters without requiring any additional switching devices. Detailed design oriented anlaysis enumerating the trade-ffs involved are presented. Control techniques for simultaneously accomplising link control and output control are considered. Simulation results verifying the principle of operation are presented and backed up by experiments.
applications. The performance of IGBT inverters is severely limited by two factors, the switching loss in the devices and the high dv/dt on the output of the inverter. The limitation due to the first is well known and limits the switching frequency to 4 -8 kHz, unless excessive derating of device current ratings is incurred. At a frequency of 20 kHz, normally considered to be a desirable lower limit, the switching loss in an IGBT could be as high as 4 times the conduction loss in the device [I] . The second factor, i.e. the dv/dt on the output, is receiving greater attention in the literature. The dv/dt for IGBTs could be as high as 10,000 V/ps and could be the source of conducted and radiated EMI. There have also been documented cases of motor insulation breakdown in the presence of such steep wavefronts. The International Electrotechnical Commission (IEC) has a working group investigating the possibility of limiting the dv/dt to less than 500 V / p [2] .
It is not surprising that in the face of problems related to 'hard switching', i.e. high switching loss and high dv/dt, soft switching inverters have attracted great interest in industry. Soft switching inverters, in particular zero voltage switching topologies, offer virtually zero switching loss and moderate dv/dt stresses. One of the most successful and popular soft switching topologies is the resonant dc link inverter, a circuit which has been shown to be viable in both its voltage source and current source versions [3-71. Frequencies in the order of 65 kHz at a power level of 40 kVA have been demonstrated, with potential for applications in the 200 kVA range [SI.
The biggest problem facing the family of resonant link inverters stems from the need for discrete pulse modulation (DPM). Low switching loss is typically realized by tuming devices on and off when the bus voltage is zero, an event which occurs almost periodically at a rate given by the bus oscillation frequency. The constraint of switching at bus zero crossings creates energy at frequencies substantially below the link frequency. In the case of pulse width modulated (PWM) inverters, the harmonics occur only at side bands around multiples of the switching frequency, and are thus well constrained. The possibility of realizing true pulse width modulation capability in resonant link inverters is thus a desirable objective, as it could preserve the advantages of zero losses, high switching frequency and elimination of subharmonic energy content. Reference [9] presented a synchronous pwm resonant dc link inverter raising the possibility of true pwm operation. However, as the resonant bus interval could only be modulated above a minimum value, control in a three phase inverter was seen to be rather limited. Another approach which combined a conventional resonant dc link inverter stage with a single phase soft-switched pwm input stage was presented in reference [lo] . This paper presents an extension of that technique to three phase systems utilizing essentially the same topology as the conventional poly-phase resonant dc link inverter, but allowing true pulse width modulation over a fairly wide operating range. The paper investigates operating characteristics, design trade-offs and design methodology for this type of converter and does a detailed comparison with resonant link and conventional pwm inverters. Operation of the proposed inverter is also confirmed experimentally.
Operating Principle: Figure 1 shows the circuit diagram of a conventional actively clamped resonant dc link inverter. The dc link oscillates and sets up switching conditions for the turn-on and turn-off of the main inverter devices when the bus voltage is zero. Device tum-on presents no problem as the device is gated with its anti-parallel diode conducting, i.e. when the bus is clamped to zero volts. Following device turn-off, the current in the device is diverted into the bus resonant capacitor which causes an initiation of the next resonant cycle. It should be noted that the bus resonant capacitor Cr, is typically connected in a distributed fashion across the bus. In some cases, in particular with GTO inverters, some of the capacitance may also be connected across individual devices to provide local snubbing [ 1 I]. All these connections are essentially identical in terms of resonant link performance. Figure 2 shows an equivalent connection for the actively clamped resonant dc link inverter in which the bulk of the bus equivalent capacitor is connected across individual devices. During a resonant cycle, the equivalent capacitance across the bus is 3.Cd where c d is the capacitance across each individual device. This inverter can be operated in the same manner as the circuit in Figure   1 . However, it can be seen that whenever an active device, say Si, is conducting, turn-off can be initiated even during the resonant cycle. The current transfers from the device Si to the effective snubber capacitor across it and causes the voltage across it to build up until the diode, D4, in anti-parallel with the device S4 is turned on. It should be noted that this turn-off is a soft switching event, a result of the capacitance across the device. As may be expected, device turn-on requires that the voltage across the device be reset to zero. This is seen to occur due to the action of the resonant link clamp which causes a completion of the bus resonant cycle in the manner associated with resonant link operation. It is clear that there are constraints which need to be satisfied to ensure that the resonant cycle can be completed, and these will be addressed in the next section.
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Given the ability to turn-off devices, even within a bus resonant cycle, it is important to see how this feature may be exploited to obtain true pulse width modulation capability in the inverter. During the bus shorting interval, the load current direction in each phase is determined and all the main inverter devices which would be conducting are tumed on. This initiates the next bus resonant cycle and gives phase output voltages which are specified by the polarity of the phase output current. More importantly, all active devices are now seen to be conducting. As per the discussion above, any or all of these devices can be turned off at any time during the resonant cycle under zero voltage switching. This shows the possibility of impressing pulses of arbitrary width on the phase outputs, from close to zero width to a maximum of somewhat less than the resonant pulse width. As the active devices conduct at the beginning of a resonant cycle, it can be shown that turn-off of a active device within the resonant pulse duration always results in instantaneous energy flow into the clamp capacitor over and above that for the resonant dc link inverter. Consequently, it is possible (within permitted limits) to accomplish charge balance on the clamp capacitor through clamp device control, simultaneously ensuring that the link oscillation is maintained. Figure 3 
Simplified Analysis:
Although operation and control of the resonant link circuit seems quite complex, it is possible to perform a simplified dc analysis which gives some insight into the control range obtainable as well as into the limitations of the scheme. The validity of this analysis is based on the assumption that the link frequency is much greater than the output frequency of the inverter. PWM operation inverter, VA equals Vr until device S 1 is tumed off, at which time it starts decreasing towards zero at a rate which is dependent on the circuit parameters and the load current IA.
Consequently, three modes of operation can be identified; with S1 conducting (Mode l), with both S 1 and D2 off (Mode 2), and with D2 conducting (Mode 3). The next resonant cycle can then be initiated once again when IL = IA. The equations governing circuit behaviour can then be shown to be.
Mode 1:
Mode 2:
Two interesting behavioral aspects of this circuit need to be noted. Firstly, unlike in the case of the conventional resonant link, tuming off the active device always gives additional energy into the tank and causes the higher voltage stress seen in Figure 5 . This also tends to supply the energy needed to compensate for tank circuit losses. Consequently, this circuit can operate without extra initial energy storage necessary for the normal resonant link. The second observation is that there is a maximum value of Ton for which the resonant cycle can be maintained. For instance, in Figure 5 if Ton > t3, then the resonant bus will not return to zero volts, and bus oscillation will be lost resulting in resonant link failure. This tends to be a very severe limitation. One way of circumventing this problem is through precharging the inductor with additional current over IA, before the initiation of the resonant cycle.
The dc analysis can be extended to the actively clamped case using the circuit schematic shown in Figure 3 . Figure 6 shows the relevant waveforms for conditions similar to those in Figure 5 -.
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Irrespective ot the dmction ot the current IA, it can be seen that tum off of the active device always entails transfer of additional charge into the clamp capacitor for duty ration (d = Ton/Tg) of less than approximately 0.5 (Q-> Q+)
For higher duty factors, Q+ > Q-and net charge is removed from the clamp capacitor. The circuit has to be designed such that it can operate indefinitely in both regimes. The case of Q-> Q+ is easily handled by increasing IP' above the minimum required value so that charge balance is obtained. For Q-< Q+, the bus shorting interval needs to be increased causing transfer of more charge into I Clamp Current I -1P Figure 6 : Simplified current waveform through the clamp capacitor the clamp capacitor. Both techniques result in an effective decrease in the switching frequency and an increase in the device switching losses incurred. These constraints apply in the steady state and are in addition to the absolute maximum limits on Ton described earlier.
Loss Characterization:
The loss analysis of modulated resonant link systems is fairly complex and rather difficult to quantify. The use of simulation, although accurate in terms of results, gives no indication of trends and trade-offs that exist in the design process. Reference [ 121 presented a simplified design methodology which was seen to include most of the major loss mechanisms in the resonant dc link converter topology. The accuracy of the simplified model was extensively verified through simulation and experimental results. The method has also formed the basis for the analysis of other resonant link converters, with similar success [8, 13] . The approach identifies the major loss mechanisms in the converter, including the main device conduction and switching losses (Pcm, Psm), the clamp device conduction and switching loss (Pcc, PSC) and the loss in the resonant elements, mainly in the inductor equivalent series resistance (PL). The current and voltage waveforms in individual devices are considered along with the impact of the modulation strategy to arrive at the projected loss figures. The loss calculations are also dependent on the device conduction drops (VD), the current fall time (tf), and the effective switching frequency, Fs. Fs is calculated based on the link oscillation requirement and charge balance in the clamp capacitor. The impact of modulation strategy is also considered as discussed in reference [8] . The value for Fs is obtained to be ll The individual loss components are calculated based on the current waveforms through them, as shown in Figure 6 . The conduction loss for the PWM-RDCL main devices is Pcm and includes the load current component ( considered with unity power factor) as well as a circulating resonant current component. This is unlike the conventional RDCL inverter, where the main devices only carry the load current.
The main device switching loss, Psm, is incurred every resonant bus cycle when the device is turned off. It should be noted that the effective device snubber capacitor is at most 2.Cr, lower than for the RDCL inverter. Further, the switching frequency for the RDCL devices is typically a third of the link frequency. Both these factors contribute to higher switching loss in the PWM-RDCL inverter at a given frequency. The problem is further exacerbated by the fact that current reversal in the clamp device due to main device turn-off (see Figure 5 ) invariably results in a lower switching frequency for given LC components. This implies that for a given frequency, the capacitance would typically be smaller for the PWM-RDCL inverter as opposed to the conventional RDCL inverter, giving even higher switching loss. An approximate value for Psm can be shown to be (7)
Similarly, the clamp device conduction loss and clamp device switching loss can be calculated to be:
The loss in the inductor ESR can be calculated by noting that the effective load dc .current and the resonant current both flow through it. The loss pL is then found to be An optimization of the system losses can then be attempted.
The average link switching frequency is maintained constant by varying the inductance L and choosing Cr such that the constraint equation for Fs is satisfied. These values of L and Cr are then used to compute the various loss components in the inverter. Figure 7 shows the loss curves obtained for a typical three phase PWM-RDCL inverter using IGBTs. Device and circuit parameters are assumed as shown below. VD = 3.0 volts, tf = 1 Ps, Q =loo, vdc= 350 V O h , = 100 Amperes, K=1.5, Fs = 40 kHz where Q is the quality factor of the inductor, vdc is the dc supply voltage, K is the clamping ratio and b is the peak load current. This corresponds to a single phase inverter rated at 15 kVA. The loss curves exhibit somewhat similar characteristics as for the conventional resonant dc link inverter. For a comparably rated RDCL inverter with similar system parameters, the loss curves at 40 kHz are shown in Figure 8 . Both total loss curves exhibit a minimum in terms of optimum design values for the inductor and capacitor required. Plots for individual loss components are also shown and verify the projections made above.
The optimization exercise is further extended by repeating the process for various values of the link switching frequency Fs.
The minimum loss points corresponding to each frequency are then plotted for the RDCL inverter and for the PWM-RDCL inverter, as shown in Figure 9 . The losses for a conventional hard-switching PWM inverter are also included for comparison. These curves are based on device conduction and switching losses. It can be seen that although both resonant link topologies are far superior to the hard-switching inverter, the conventional RDCL inverter always has significantly lower losses than the PWM-RDCL inverter proposed. In fact, the loss for the P W -R D C L at 10 MIz is already higher than the loss in the RDCL inverter at 120 kHz. Further, the sensitivity of losses to the link frequency is much lower for the RDCL inverter than for the PWM-RDCL circuit. Consequently, it seems that the PWM-RDCL inverter would be hard pressed to improve on system losses when compared to the conventional RDCL inverter. A more exact analysis which includes the effect of device storage time, tail time and type of modulation strategy is possible andcan be performed as shown in Reference [8] . It is expected that the comparative performance analysis will be affected only marginally.
Spectral Performance and Control:
Loss calculations indicate that both the RDCL and the PWM-RDCL inverter can switch at high frequencies with reasonable switching loss, although the former has by far the lower loss. The existence of true pulse width modulation capability for the PWM-RDCL inverter indicates that a lower switching frequency may still yield superior harmonic performance when compared with a discrete pulse modulated (DPM) system. The use of spectral information, although important, is not very helpful in either of these two cases.
In the case of the RDCL inverter under DPM control, the output waveform is seen to be non-stationary and cannot be characterized by a line spectrum. The system is chaotic in nature and has to be analyzed using bifurcation theory. For the PWM-RDCL inverter on the other hand, the switching waveforms have soft edges which are significantly influenced by the load, and make it difficult to compute waveform spectra. Further, the ability to perform PWM control is rather limited, and the inverter would typically need to be operated in a hybrid manner with distinct PWM and DPM control regimes.
Consequently, a better representation of harmonic performance is seen to be the current ripple in the output, which is indicative of both harmonics and torque ripple. Figure 10 : Variation of output current ripple with modulation index in a PWM and DPM converter the variation of the peak-to-peak current ripple in a single phase PWM and DPM inverter [15] . The PWM case shows the actual ripple magnitude, while the DPM case indicates an upper bound on the ripple value. The DPM sampling frequency is taken to be four times the PWM switching frequency. From Figure 10 it can be seen that increasing the frequency by a factor of four results in DPM and PWM systems which have comparable worst case errors. Where the PWM system has an undeniable advantage is at lower output voltages, where the ripple can tend towards zero. While the PWM-RDCL inverter would have no problem working in tha region, it'has been seen earlier that modulation indices greater than 0.5 are not possible under steady state conditions due to clamp charge balance considerations. The favorable operating regime for the PWM-RDCL inverter thus encompasses the range from zero volts to an average duty cycle of less than 0.5, above which a DPM strategy would need to be adopted. cycle to the next to further improve performance. Figure 12 shows simulation waveforms for the PWM-RDCL inverter operating under voltage control. Current control of the PWM-RDCL inverter is also possible but will not be discussed here in the interest of brevity.
Experimental Verification:
An existing 15 kVA resonant dc link inverter using BJTs with a switching frequency of 25 kHz was modified to operate under a pulse width modulation strategy. Figure 13 shows the resonant link voltage and the output line to line voltage on an expanded scale to illustrate the operation of modultion within the cycle as opposed to discrete pulse modulation.
Conclusions:
This paper has presented a means for introducing true pulse width modulation capability into the family of zero voltage switching resonant dc link inverters. This approach allows the possibility of reducing sub-harmonic levels typically found in discrete pulse modulated inverters. A detailed discussion of the trade-offs showed that the sub-cycle switching capability was obtained at the expense of significantly higher losses and device stresses. Further, the regime over which true PWM capability could be applied was seen to be rather restricted, being limited by energy constraints required to maintain link oscillations, and by the need to conserve charge in the clamp capacitor.
In terms of control, the PWM-RDCL inverter opens up the possibility of realizing extremely low current ripple, even at zero speed and with low torque on the output. This overcomes the most significant of the draw-backs of the conventional discrete pulse modulated RDCL inverter, and opens up a range of even more demanding applications, such as high power traction. In cases where the mid-range torque ripple performance of conventional PWM inverters is deemed acceptable, the RDCL inverter still offers an attractive alternative because of the significantly lower losses. The concept of the proposed PWM-RDCL inverter has also been verified experimentally.
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